Power consumption is a key point in the design of high-speed switched capacitor (SC) 
Introduction
A key aim of digital radio receiver design is to place the analog-to-digital interface at as high frequency as possible, allowing most of the signal processing to be performed in the digital domain, giving better performance at lower cost. Therefore, high performance analog-to-digital converters (A/D) are highly desired in digital radio applications. The considerations reported in this paper are about high-frequency SC circuits. The design of A/D converters for the conversion of the radio signal at Intermediate Frequency (IF=10.7MHz, in FM broadcasting system) is taken for demonstrating the proposal. Digitizing the signal at IF allows to perform channel selection in the digital domain, taking the full advantage of CMOS scaling. In addition, digital channel selection allows to use programmable filter mask, which supports multi-standard receivers. Processing the signal in the digital domain offers several advantages:
1. I and Q components of the signal are separated in the digital domain, thus allowing a very high quality downconversion;
2. Problems of 1/f noise and DC offsets are avoided; 3. Flexibility and testability of the system are improved.
Bandpass Σ∆ converters are good candidates for use in this application as they combine high resolution conversion of a relatively narrow frequency band with strong rejection of outof-band signals from the digital filter stage. Switched capacitor is the preferred analog technique for the implementation of Σ∆ modulators due to its high circuit accuracy. The operating speed of a SC circuit is determined by the settling time of the operational amplifier used in the circuit. The design of high-speed operational amplifiers with high DC gain and large output swing, implementing the integrators, is then a key point in the design of Σ∆ bandpass modulators to be used in digital radio applications. In the following, the effects caused by non-ideal operational amplifiers on SC Σ∆ modulators will be deeply analyzed. Therefore, a new high-performance amplifier topology will be presented. Combining this cell with a fast adaptive biasing circuit, a 6th-order bandpass Σ∆ modulator operating at FS=42.8MHz has been implemented. The Σ∆ bandpass modulator center frequency is FS/4. The device features 73dB dynamic range (DR).
Non-idealities analysis in the twointegrator loop
The effect of non-ideal operational amplifiers on the behavior of SC circuits have been deeply analyzed [1] [2]: these analyses can be applied to understand the behavior of two-integratorloop resonator at high sampling rates in resonator-based bandpass Σ∆ modulators. Since the SC integrator (depicted in Fig.1 ) is the key constituent of the FS/4 resonator ( Fig.2) , degradation in the performance of such resonator can be studied by considering how non-idealities in the integrators induce errors into its transfer function. The main error sources of the operational amplifier are the limited unity-gain frequency, the finite DC gain and the limited output swing. In presence of limited operational amplifier bandwidth, the SC integrator suffers for incomplete settling. If the integrator is assumed to settle linearly with a single-pole response, incomplete settling causes an integrator gain error. In this case the transfer function of the generic integrator is given by:
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operational amplifier to settle). If the resonator is implemented using two-phase, non-overlapping clocks with 50% duty cycle, T has to be slightly lower than TS/2, where 1/TS=FS, that is the sampling frequency. As the sampling rate is increased, the available settling time, T, decreases, and the gain error becomes increasingly large. It should be noted however that, in practice, settling time in SC circuits is rarely governed by strictly linear, single-pole response. In fact, the settling process of the integrators may include an amplitude signal-dependent slewing component and/or may include a second "slow" settling component.
Fig. 1 -Single-ended SC integrator scheme
The effect of incomplete single-pole integrator settling on the resonator performance can be descripted by the following relation, which links the FS/4 resonator transfer function, HRES(z), with integrator non-idealities:
where ε = (ε1 + ε2). For simplicity, both the gains of the integrators (CSi/CIi, i=1, 2) are chosen to be one. Thus, finite bandwidth (i.e., incomplete settling) in operational amplifiers causes a fractional shift in the resonator center frequency, f0, that can be expressed by the following equation:
Thus, the relative deviation (θFB) of the resonator center from π/2 (i.e, FS/4) may be expressed as:
If the sampling frequency is increased, thus decreasing the time allotted for settling (T), the fractional shift of the center frequency f0 becomes larger: this phenomenon causes an increment of the in-band noise, since the bound of the bandpass region moves slightly in the signal bandwidth. In presence of finite operational amplifier gain (Ai), the generic SC integrator implemetation has the following transfer function:
where the terms δi and γi model perturbations in the gain and pole locations of the integrator i (i = 1, 2), respectively, and may be expressed as:
The effect of the finite gain of each operational amplifier on the behaviour of the resonator may be modelled by the following equation:
where δ=(δ1+δ2) and γ=(γ1+γ2). This phenomenon causes the poles of the transfer function of the resonator, HRES(z), to shift away from ± FS/4 and out of the unit circle. The new pole locations of the non-ideal characteristic are, for small perturbations:
2 ) The deviation (θFG) of the resonator center from π/2, due to finite gain, is: θFG = δ -γ 2 for small perturbations. This means that the fractional deviation in the resonator center frequency may be expressed as: 
Therefore, both finite bandwidth and low DC gain cause a negative shift from FS/4 in the frequency of the minimum of the NTF: this shift is frequency-dependent in case of finite bandwidth, while is frequency-independent in case of finite DC gain.
Notice that amplifier DC gain could appear not to be the limiting factor if only the previous equation is taken into account. However, DC gain becomes critical for harmonic distortion, which results in large intermodulation distortion (IMD) and reduced spurious-free dynamic range (SFDR), that are key parameters in the design of A/D converters for digitalradio receivers. The same phenomenon is also caused by an unsufficient output swing of the integrators [3] . In addition, high output swings in the operational amplifiers allow to reduce the contribution of the thermal noise caused by the switches and by the integrators, since high output dynamics of the integrators can be used. Usually, the DR of a modulator is not limited by the quantization noise, but by the thermal noise of the first resonator (operational amplifiers and kT/C of the input sampling network). When the shaped quantization noise is well below the noise floor caused by the thermal noise, the shifts due to finite gain and finite bandwith in the operational amplifiers have a negligible effect on the total in-band noise.
However, this is not true if the fractional shift ∆f0 f0 becomes large enough to move the large out-of-band quantization noise into the signal passband. Design centering can be effected by predistorting the capacitor values in order to cancel the effects of finite bandwidth on notch frequency: once the DC gain and the settling performance of each operational amplifier are determined, an artificial shift of the notch frequency of the modulator can be applied to the model. Of course, it is quite difficult to compensate precisely the effect of the non-linearities of the operational amplifiers, and therefore, the best solution is to integrate operational amplifiers with sufficient high DC gain and settling to make this phenomenon negligible. However, optimizing operational amplifiers for fast settling-time and high DC gain is a nonsimple task, since both the aspects leads to contradictory demands: high-gain requirement leads to multistage designs, whereas the high unity-gain frequency requirement calls for a single-stage design. Double-sampling technique allows to use the operational amplifier during both the phases of the clock, thus relaxing its requirements in terms of speed. Unfortunately, double-sampled SC circuits are sensitive to path mismatch and any mismatch between the two channels produces image problems: since linearity is a key parameter in digital-radio receivers, this technique can damage the overall performance of the modulator and then of the system, if FS/IF is 4/(2n+1), n=0,1, … N, as in our case (FS/IF=4). In fact, spurious signals limit the DR of the receiver. Several circuit approaches may be used to achieve an high DC gain with an high bandwidth:
1. 4. Negative active feedback allows to boost the gain of an operational amplifier up to more than 100dB without degrading the high-frequency behavior. In addition, with particular implementations of the additional gain stages implementing the gain boosting, a very large output swing can be achieved. 
Fig. 4 -Operational amplifier scheme
The fourth approach, that looks very attractive for high-speed Σ∆ modulators, requires large power dissipations, since not only the main operational amplifier, but also the additional gain stages must be fed. In this paper, we examine a new fully-differential amplifier architecture using a gain-enhancement cascode technique with a new compensation technique for the closely spaced pole-zero (doublet) introduced by the auxiliary feedback operational amplifiers. This architecture, combined with a new adaptive biasing scheme, allows to achieve a good trade-off between performance (DC gain, unity-gain frequency and output swing) and power consumption.
Operational amplifier architecture
The proposed fully differential operational amplifier is reported in Fig.4 . The core of the circuit is the class AB input stage proposed by Castello and Gray [5] . The DC gain of this configuration is enhanced through auxiliary gain boosting stages, which have the advantage of allowing the maximum output swing possible. It is well-known that a doublet can seriously degrade the settling behavior of an operational amplifier due to the introduction of a second slow settling component: other approaches [6] try to make this "slow" settling component fast enough: if the time constant of the doublet τPZ is smaller than the main time constant τ/β of the closed loop with feedback factor β, the settling time will not be damaged by the doublet, thus mantaining a single-pole behavior. Unfortunately, in a modulator, any operational amplifier has a different feedback factor: in this case, the best solution is then to compensate the doublet as previously proposed. Of course, this approach reduces the unity-gain frequency of the operational amplifier, since the compensation capacitors load the output nodes, thus lowering the value of the dominant pole.
In any case, their contribution is negligible in applications where the output loads are some pF's: that is the case of high-DR Σ∆ modulators, where the capacitors of the filter cannot be small because of the thermal noise. The proposed architecture features over 110dB DC gain and a bandwidth of 250MHz (Fig.6 ) with a 30pF×2 load. Settling simulations show a fast single-pole settling behavior and a settling time of 10ns for 0.1% accuracy, with a 5pF×2 load. The output swing is 2.6V with a 3.3V power supply. The power consumption of the overall architecture is about 20mW (16mW are due to the main operational amplifier and 4mW to the gain boosting stages). 
Adaptive biasing scheme
The proposed operational amplifier has been used as basic cell in the implementation of the resonators of a 6 th -order bandpass Σ∆ modulator for the conversion at IF (10.7MHz) of the FM radio signal. The sampling frequency of the modulator is 42.8MHz and then, each integrator has to settle in less than 12ns with a good accuracy. Because of its high requirements, the amplifier results by far the most consuming cell in the system: thus, reducing the power consumption of this cell means reducing almost linearly the overall consumption of the whole modulator. Since the high performance of the amplifier are required only during the integration phase, a fast clocked references generator, operating the integrators in different biasing conditions during the integration phase and the sampling one, has been exploited. The proposed adaptive biasing scheme is shown in Fig.7 : devices M_OP1, M_OP2, …, M_OP6 are the current generators of the six integrators of the modulator (and thus physically are part of the operational amplifiers, I bias in Fig.4 ).
In the high-current state, the generic M_OPi (i=1,2, …, 6) current generator mirrors the device M1 (or M2, for simmetry) and current I bias (1-1.2mA, externally selectable) is fed to the correspondent operational amplifier. In the low-current state, the VGS of the current generator is reduced, thus reducing the biasing current of the correspondent operational amplifier (in this design, the low-current value was set to I bias /10=100-120µA): note that the bias current during the sampling phase cannot be turned-off but only reduced, in order to allow a fast recover of the operational amplifier during the following integration phase, thus preserving the high settling performance of the integrator. Devices M3 and M4 act as source followers operating at constant current: IDS3 (or IDS4) matches IDS1 (or IDS2) in highcurrent mode. This solution guarantees a good speed and results suitable for high-frequency applications. This technique allows also to achieve better stability conditions of the operational amplifier during the sampling-phase, which should be critical for two reasons: during this phase the cell has not the load of the following integration stage and it is operating with unitary feedback factor. Thus a larger phase margin can be achieved by reducing the bias current and, consequently, the bandwidth. It is worth noting that the additional power overhead of the proposed biasing circuit is quite small, since the core of the circuit can work with a current that is lower than the biasing current of the operational amplifiers in the high-current mode.
In the implemented 6th-order Σ∆ modulator, during each clock phase, three integrators are in the sampling mode while the other three are in integration mode ( Fig. 8) : therefore, during each phase, the power consumption required by the modulator is approximately constant. Thus, the proposed technique does not induce unwanted bouncing of the analog power supply. 
Experimental results
The 6th-order Σ∆ bandpass modulator has been integrated in a standard 0.35µm 3.3V CMOS technology [7] .In the developed test chip, it is possible to bias the integrators with the proposed adaptive biasing scheme or also to bypass it, thus feeding all the operational amplifiers with the maximum current (i bias ) during the whole sampling period. The measured SNDR vs. input amplitude characteristic of the modulator (in both the biasing conditions) is plotted in Fig.9 . The measured DR is 73dB in both the cases; this proves that the proposed solution does not degrade the performance of the modulator. Fig. 10 shows the measured output spectrum of a 65536 samples bitstream (using Blackman window) for a20dB input signal amplitude (0dB corresponds to a differential 4.4Vpp amplitude).
Fig. 10 -Output spectrum for a -20dB input signal
The linearity of the modulator has been evaluated with a twotone intermodulation (IMD) test. The two tones are spaced by 30kHz and placed in the passband (f 1 =10.67MHz, f 2 =10.71MHz). At -7dBFS tones amplitude, the third order intermodulation products are suppressed by approximately 58dBc. When the two tones are below -15dBFS (or more), third order intermodulation products are suppressed by 78dBc. This corresponds to an IP3 of about 38dBm. Even disabling adaptive biasing, IMD performance does not change, since the performance is limited by the operational amplifier bandwidth. The power consumption without the adaptive biasing scheme is about 130mW, while enabling the clocked references generator, it results close to 75mW. Table 1 reasumes features and measured performance of the bandpass SC Σ∆ modulator. Fig.11 shows the photograph of the modulator. 
Conclusions
Operational amplifiers suitable for high-speed SC circuits require large power dissipations because of their requirements in terms of DC gain, bandwidth and output swing. An amplifier with a DC gain of more than 110dB and a unity-gain frequency of 250MHz (with a 30pF×2 load) has been presented. Its large power consumption (20mW) makes critical its use in commercial high-speed modulators: however, combining this cell with the proposed fast adaptive biasing circuit, high performance may be achieve with a reasonable overall power consumption. This approach has been used in the implementation of a 6th-order Σ∆ bandpass modulator to be used for the conversion at IF (10.7MHz) of the FM radio signal and sampled at 42.8MHz: the proposed clocked biasing scheme has been proved to reduce the total power dissipation of about 40% with respect to a standard non-clocked solution, without degrading the overall performance of the structure. 
